

Bi-Directional P-Channel MOSFET/Battery Switch

**TrenchFET®
Power MOSFETs
2.5-V Rated**

PRODUCT SUMMARY

V_{SS} (V)	$r_{SS(on)}$ (Ω)	I_S (A)
-12	0.220 @ $V_{GS} = -4.5$ V	± 2.3
	0.400 @ $V_{GS} = -2.5$ V	± 1.7

FEATURES

- Low $r_{SS(on)}$ Symmetrical P-Channel MOSFET
- Rated for 2.5- to 12-V Operation
- Symmetrical 12-V Blocking (off) Voltage

- Solution for High-Side Battery Disconnect Switching (BDS)
- Supports Multiple Battery Applications
- Low Profile, Small Footprint TSOP-6 Package

DESCRIPTION

The Si3801DV is a low on-resistance p-channel power MOSFET providing 12-V bi-directional blocking and low-resistance bi-directional conduction. The Si3801DV was realized by integrating two rugged, p-channel, high density Trench process, vertical MOSFETs in a common drain area. This yields exactly the same "reverse blocking" results as externally connecting the drains of a dual MOSFET, but

without the wasted separation between two die and the area lost to drain connections that can be avoided by connecting them internally. Additional space is saved by tying the two gates common. This allows the Si3801DV to replace a larger dual MOSFET package with a single smaller footprint, lower profile, TSOP-6 package.

APPLICATION CIRCUITS




FIGURE 5. Charger Demultiplexing




FIGURE 6. Battery Multiplexing (High-Side Switch)

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION




FIGURE 7.




FIGURE 8.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Limit	Unit
Source-Source Voltage	V_{SS}	-12	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Current ($T_J = 150^\circ\text{C}$) ^{a, b}	I_S	± 2.3	A
		± 1.9	
Pulsed Drain Current	I_{SM}	± 10	W
Maximum Power Dissipation ^{a, b}	P_D	2.0	
		1.3	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a Maximum Junction-to-Ambient ^a	R_{thJA}		62.5	°C/W
		106		

Notes

- a. Surface Mounted on FR4 Board.
- b. $t \leq 5$ seconds.

SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{SS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.6			V
Gate-Body Leakage	I_{GSS}	$V_{SS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			± 100	nA
Zero Gate Voltage Source Current	I_{SSS}	$V_{SS} = -12 \text{ V}, V_{GS} = 0 \text{ V}$		-1	μA	
		$V_{SS} = -12 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$		-5		
On-State Source Current ^a	$I_{S(\text{on})}$	$V_{SS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10			A
Source-Source On-State Resistance ^a	$r_{SS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_S = -2.3 \text{ A}$		0.175	0.220	Ω
		$V_{GS} = -2.5 \text{ V}, I_S = -1.0 \text{ A}$		0.330	0.400	
Forward Transconductance ^a	g_{fs}	$V_{SS} = -10 \text{ V}, I_S = -2.3 \text{ A}$		8		S
Dynamic^b						
Total Gate Charge	Q_g	$V_{SS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_S = -2.3 \text{ A}$		23	40	nC
Miller Charge	Q_{Miller}			12		
Gate-Source Charge	Q_{gs}			4.5		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{SS} = -10 \text{ V}, R_L = 10 \Omega$ $I_S \approx -1.0 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_G = 6 \Omega$		50	100	ns
Rise Time	t_r			80	160	
Turn-Off Delay Time	$t_{d(\text{off})}$			45	90	
Fall Time	t_f			95	190	

Notes


- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Output Characteristics




Transfer Characteristics




On-Resistance vs. Source Current




Gate Charge



On-Resistance vs. Junction Temperature



On-Resistance vs. Gate-Source Voltage



TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
