

# MOS FIELD EFFECT TRANSISTOR

# 2SJ358

### P-CHANNEL MOS FET FOR HIGH-SPEED SWITCH

The 2SJ358 is a P-channel vertical MOS FET that can be used as a switching element. The 2SJ358 can be directly driven by an IC operating at 5 V.

The 2SJ358 features a low on-resistance and excellent switching characteristics, and is suitable for applications such as actuator driver and DC/DC converter.

#### FEATURES

- New-type compact package  
Has advantages of packages for small signals and for power transistors, and compensates those disadvantages
- Can be directly driven by an IC operating at 5 V.
- Low on-resistance  
 $R_{DS(ON)} = 0.40 \Omega \text{ MAX. @ } V_{GS} = -4 \text{ V, } I_D = -1.5 \text{ A}$   
 $R_{DS(ON)} = 0.30 \Omega \text{ MAX. @ } V_{GS} = -10 \text{ V, } I_D = -1.5 \text{ A}$

#### QUALITY GRADE

Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

#### ABSOLUTE MAXIMUM RATINGS ( $T_a = +25 \text{ }^\circ\text{C}$ )


Parameter	Symbol	Conditions	Ratings	Unit
Drain-Source Voltage	$V_{DSS}$	$V_{GS} = 0$	-60	V
Gate-Source Voltage	$V_{GSS}$	$V_{DS} = 0$	-20/+10	V
Drain Current (DC)	$I_{D(DC)}$		-/+3.0	A
Drain Current (Pulse)	$I_{D(pulse)}$	$PW \leq 10 \text{ ms}$ Duty Cycle $\leq 1 \%$	-/+6.0	A
Total Power Loss	$P_T$	Mounted on ceramic board of $7.5 \text{ cm}^2 \times 0.7 \text{ mm}$	2.0	W
Channel Temperature	$T_{ch}$		150	$^\circ\text{C}$
Storage Temperature	$T_{stg}$		-55 to +150	$^\circ\text{C}$

The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device is actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

Package Drawings (unit: mm)



Equivalent Circuit





The information in this document is subject to change without notice.


**ELECTRICAL SPECIFICATIONS (T<sub>a</sub> = +25 °C)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Drain Shut-down Current	I <sub>DSS</sub>	V <sub>DS</sub> = -60 V, V <sub>GS</sub> = 0			-10	μA
Gate Leak Current	I <sub>GSS</sub>	V <sub>GS</sub> = -16/+10 V, V <sub>DS</sub> = 0			-/+10	μA
Gate Cutoff Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 mA	-1.0	-1.4	-2.0	V
Forward Transfer Admittance	Y <sub>fs</sub>	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1.0 A	1.8			S
Drain-Source On-Resistance	R <sub>DS(on)1</sub>	V <sub>GS</sub> = -4 V, I <sub>D</sub> = -1.5 A		0.29	0.40	Ω
Drain-Source On-Resistance	R <sub>DS(on)2</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -1.5 A		0.18	0.30	Ω
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0,		600		pF
Output Capacitance	C <sub>oss</sub>	f = 1.0 MHz		300		pF
Feedback Capacitance	C <sub>rss</sub>			120		pF
On-Time Delay	t <sub>d(on)</sub>	V <sub>DD</sub> = -25 V, I <sub>D</sub> = -1.5 A		6		ns
Rise Time	t <sub>r</sub>	V <sub>GS(on)</sub> = -10 V		35		ns
Off-Time Delay	t <sub>d(off)</sub>	R <sub>G</sub> = 10 Ω, R <sub>L</sub> = 17 Ω		155		ns
Fall Time	t <sub>f</sub>			95		ns
Gate Input Charge	Q <sub>G</sub>	V <sub>DS</sub> = -48 V,		23.9		nC
Gate-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = -10 V,		1.5		nC
Gate-Drain Charge	Q <sub>GD</sub>	I <sub>D</sub> = -3.1 A, I <sub>G</sub> = -2 mA		8.1		nC
Internal Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 3.0 A di/dt = 50 A/μs		95		ns
Internal Diode Reverse Recovery Charge	Q <sub>rr</sub>			118		nC


**CHARACTERISTICS CURVES (T<sub>a</sub> = +25 °C)**




DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE




TRANSFER CHARACTERISTICS




FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE




SOURCE TO DRAIN DIODE FORWARD VOLTAGE




CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE




SWITCHING CHARACTERISTICS



REVERSE RECOVERY TIME vs. DIODE FORWARD CURRENT



TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



**RELATED DOCUMENTS**

Document Name	Document No.
Semiconductor Device Mounting Technology Manual	IEI-1207
NEC Semiconductor Device Reliability/Quality Control System	TEI-1202
Guide to Quality Assurance for Semiconductor Device	MEI-1202

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.