

March 2008

NC7WZ07

TinyLogic® UHS Dual Buffer (Open Drain Outputs)

Features

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed: t_{PZL} 2.3ns Typ. into 50pF at 5V V_{CC}
- High I_{OL} Output Drive: +24mA at 3V V_{CC}
- Broad V_{CC} Operating Range: 1.65V to 5.5V
- \blacksquare Matches the performance of LCX when operated at 3.3V V_{CC}
- Power down high impedance inputs/outputs
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented


General Description

The NC7WZ07 is a dual buffer with open drain outputs from Fairchild's Ultra High Speed Series of TinyLogic $^{\circledR}$ in the space saving SC70 6-lead package. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} range. The inputs and outputs are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage.

Ordering Information


| Order Number | Package Number | Product Code Top Mark | Package Description | Supplied As |
|-----------------|-------------------|--------------------------|--|------------------------------|
| NC7WZ07P6X | MAA06A | Z07 | 6-Lead SC70, EIAJ SC88, 1.25mm Wide | 3k Units on Tape and Reel |
| NC7WZ07L6X | MAC06A | D3 | 6-Lead MicroPak, 1.0mm Wide | 5k Units on Tape and Reel |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.




Connection Diagram

Pin Assignments for SC70




Pin One Orientation Diagram



AAA represents Product Code Top Mark – see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak




(Top Thru View)

Pin Description

| Pin Names | Description |
|---------------------------------|-------------|
| A ₁ , A ₂ | Data Inputs |
| Y ₁ , Y ₂ | Output |

Logic Symbol

IEEE/IEC



Function Table

 $\mathbf{Y} = \mathbf{A}$

| Input | Output |
|-------|--------|
| Α | Y |
| L | L |
| Н | Z |

H = HIGH Logic Level

L = LOW Logic Level

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
|-----------------------------------|--|-----------------|
| V _{CC} | Supply Voltage | –0.5V to +7V |
| V _{IN} | DC Input Voltage | –0.5V to +7V |
| V _{OUT} | DC Output Voltage | –0.5V to +7V |
| I _{IK} | DC Input Diode Current @ V _{IN} < -0.5V | -50mA |
| I _{OK} | DC Output Diode Current @ V _{OUT} < -0.5V | -50mA |
| l _{out} | DC Output Current | +50mA |
| I _{CC} /I _{GND} | DC V _{CC} /GND Current | ±100mA |
| T _{STG} | Storage Temperature | −65°C to +150°C |
| T _J | Junction Temperature Under Bias | 150°C |
| T _L | Junction Lead Temperature (Soldering, 10 seconds) | 260°C |
| P _D | Power Dissipation @ +85°C | 180mW |

Recommended Operating Conditions⁽¹⁾

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
|---------------------------------|--|-----------------|
| V _{CC} | Supply Voltage Operating | 1.65V to 5.5V |
| | Supply Voltage Data Retention | 1.5V to 5.5V |
| V _{IN} | Input Voltage | 0V to 5.5V |
| V _{OUT} | Output Voltage | 0V to 5.5V |
| T _A | Operating Temperature | -40°C to +85°C |
| t _r , t _f | Input Rise and Fall Time | |
| | $V_{CC} = 1.8V \pm 0.15V, 2.5V \pm 0.2V$ | 0ns/V to 20ns/V |
| | $V_{CC} = 3.3V \pm 0.3V$ | 0ns/V to 10ns/V |
| | $V_{CC} = 5.0V \pm 0.5V$ | 0ns/V to 5ns/V |
| θ_{JA} | Thermal Resistance | 350°C/W |

Note:

1. Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| | | | | | Т | A = +25 | °C | T _A = -40°0 | | |
|------------------|--|---------------------|--|-----------------------|------------------------|---------|------------------------|------------------------|------------------------|-------|
| Symbol | Parameter | V _{CC} (V) | Cor | nditions | Min. | Тур. | Max. | Min. | Max. | Units |
| V _{IH} | HIGH Level | 1.65–1.95 | | | 0.75 x V _{CC} | | | 0.75 x V _{CC} | | V |
| | Input Voltage | 2.3–5.5 | | | 0.7 x V _{CC} | | | 0.7 x V _{CC} | |] |
| V _{IL} | LOW Level | 1.65–1.95 | | | | | 0.25 x V _{CC} | | 0.25 x V _{CC} | V |
| | Input Voltage | 2.3–5.5 | | | | | 0.3 x V _{CC} | | 0.3 x V _{CC} | |
| I _{LKG} | HIGH Level Output Leakage Current | 1.65–5.5 | $V_{IN} = V_{IH},$ $V_{OUT} = V_{OUT}$ | CC or GND | | | ±5 | | ±10 | μA |
| V _{OL} | LOW Level | 1.65 | $V_{IN} = V_{IL}$ | $I_{OL} = 100 \mu A$ | | 0.0 | 0.1 | | 0.0 | V |
| | Output Voltage | 1.8 | | | | 0.0 | 0.1 | | 0.1 | 1 |
| | | 2.3 | | | | 0.0 | 0.1 | | 0.1 |] |
| | | 3.0 | | | | 0.0 | 0.1 | | 0.1 |] |
| | | 4.5 | | | | 0.0 | 0.1 | | 0.1 | |
| | | 1.65 | | I _{OL} = 4mA | | 0.08 | 0.24 | | 0.24 | |
| | | 2.3 | | $I_{OL} = 8mA$ | | 0.10 | 0.3 | | 0.3 | |
| | | 3.0 | | $I_{OL} = 16mA$ | | 0.16 | 0.4 | | 0.4 | |
| | | 3.0 | | $I_{OL} = 24mA$ | | 0.24 | 0.55 | | 0.55 | |
| | | 4.5 | | $I_{OL} = 32mA$ | | 0.25 | 0.55 | | 0.55 | |
| I _{IN} | Input Leakage Current | 0–5.5 | $0 \le V_{IN} \le$ | 5.5V | | | ±0.1 | | ±1.0 | μA |
| I _{OFF} | Power Off Leakage Current | 0.0 | V _{IN} or V _O | _{UT} = 5.5V | | | 1 | | 10 | μА |
| I _{CC} | Quiescent Supply Current | 1.65–5.5 | V _{IN} = 5.5 | V, GND | | | 1.0 | | 10 | μA |


AC Electrical Characteristics

| | | | | T, | ₄ = +25° | °C | T _A = - | -40°C 85°C | | Figure | | |
|------------------|--------------------|---------------------|---|--------------------|---------------------|------|--------------------|---------------|-------|----------|--|----------|
| Symbol | Parameter | V _{CC} (V) | Conditions | Min. | Тур. | Max. | Min. | Max. | Units | Number | | |
| t _{PZL} | Propagation Delay | 1.65 | C _L = 50pF, | 1.8 | 6.6 | 11.5 | 1.8 | 12.6 | ns | Figure 1 | | |
| | | 1.8 | $RU = 500\Omega$, $RD = 500\Omega$, | 1.8 | 5.5 | 9.5 | 1.8 | 10.5 | | Figure 3 | | |
| | | 2.5 ± 0.2 | $V_1 = 2 \times V_{CC}$ | 1.2 | 3.7 | 5.8 | 1.2 | 6.4 | | | | |
| | | 3.3 ± 0.3 | | 0.8 | 2.9 | 4.4 | 0.8 | 4.8 | | | | |
| | | 5.0 ± 0.5 | | 0.5 | 2.3 | 3.5 | 0.5 | 3.9 | | | | |
| t _{PLZ} | Propagation Delay | 1.65 | C _L = 50pF, | 1.8 | 5.5 | 11.5 | 1.8 | 12.6 | ns | Figure 1 | | |
| | | 1.8 | $RU = 500\Omega,$ $RD = 500\Omega,$ $V_{I} = 2 \times V_{CC}$ | $RD = 500\Omega$, | , | 1.8 | 4.3 | 9.5 | 1.8 | 10.5 | | Figure 3 |
| | | 2.5 ± 0.2 | | | 1.2 | 2.8 | 5.8 | 1.2 | 6.4 | | | |
| | | 3.3 ± 0.3 | | 0.8 | 2.1 | 4.4 | 0.8 | 4.8 | | | | |
| | | 5.0 ± 0.5 | | 0.5 | 1.4 | 3.5 | 0.5 | 3.9 | | | | |
| C _{IN} | Input Capacitance | 0 | | | 2.5 | | | | pF | | | |
| C _{OUT} | Output Capacitance | 0 | | | 4.0 | | | | pF | | | |
| C _{PD} | Power Dissipation | 3.3 | (2) | | 3 | | | | pF | Figure 2 | | |
| | Capacitance | | | | 4 | | | | | | | |

Note:

2. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression: $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static)$.

AC Loading and Waveforms



 C_L includes load and stray capacitance Input PRR = 1.0MHz; t_W = 500ns

Figure 1. AC Test Circuit





Figure 3. AC Waveforms



Input = AC Waveform; $t_r = t_f = 1.8$ ns; PRR = 10MHz; Duty Cycle = 50%


Figure 2. I_{CCD} Test Circuit


Tape and Reel Specification


Tape Format for SC70

| Package Designator | Tape Section | Number of Cavities | Cavity Status | Cover Tape Status |
|-----------------------|--------------------|--------------------|---------------|-------------------|
| P6X | Leader (Start End) | 125 (typ) | Empty | Sealed |
| | Carrier | 3000 | Filled | Sealed |
| | Trailer (Hub End) | 75 (typ) | Empty | Sealed |

Tape Dimensions inches (millimeters)








BEND RADIUS NOT TO SCALE


| Package | Tape Size | Dim A | Dim B | Dim F | Dim K _o | Dim P1 | Dim W |
|---------|-----------|--------|--------|---------------|--------------------|--------|---------------|
| SC70-6 | 8mm | 0.093 | 0.096 | 0.138 ± 0.004 | 0.053 ± 0.004 | 0.157 | 0.315 ± 0.004 |
| | | (2.35) | (2.45) | (3.5 ± 0.10) | (1.35 ± 0.10) | (4) | (8 ± 0.1) |

Tape and Reel Specifications


Tape Format for MicroPak

| Package Designator | Tape Section | Number of Cavities | Cavity Status | Cover Tape Status |
|-----------------------|--------------------|-----------------------|---------------|----------------------|
| L6X | Leader (Start End) | 125 (typ.) | Empty | Sealed |
| | Carrier | 5000 | Filled | Sealed |
| | Trailer (Hub End) | 75 (typ.) | Empty | Sealed |





Reel Dimensions inches (millimeters)



| Tape Size | Α | В | С | D | N | W1 | W2 | W3 |
|-----------|---------|--------|---------|---------|---------|----------------------|---------|-------------------|
| 8mm | 7.0 | 0.059 | 0.512 | | | 0.331 + 0.059/-0.000 | | W1 + 0.078/-0.039 |
| | (177.8) | (1.50) | (13.00) | (20.20) | (55.00) | (8.40 + 1.50/-0.00) | (14.40) | (W1 + 2.00/–1.00) |

Physical Dimensions





Figure 4. 6-Lead SC70, EIAJ SC88, 1.25mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (Continued)



- 1. CONFORMS TO JEDEC STANDARD M0-252 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06AREVC

Figure 5. 6-Lead MicroPak, 1.0mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ $CROSSVOLT^{\text{TM}}$ **CTL™**

Current Transfer Logic™ EcoSPARK® EZSWITCH™ *

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™

FACT[®] $\mathsf{FAST}^{\mathbb{R}}$ FastvCore™ FlashWriter® 3 FPS™ $\mathsf{FRFET}^{\scriptscriptstyle{\textcircled{\tiny{\$}}}}$

Global Power Resource^{sм}

Green FPS™

Green FPS™e-Series™

GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™

MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® POWEREDGE® Power-SPM™ PowerTrench[®]

Programmable Active Droop™

QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM[®] STEALTH™

SuperFET™ SuperSOT™3 SuperSOT™6 SuperSOT™8 SupreMOS™ SyncFET™ SYSTEM ® GENERAL

The Power Franchise®

puwer franchise TinyBoost™ TinyBuck™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™ UHC®

Ultra FRFET™ UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|------------------------|--|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only. |

Rev. I33

^{*} EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.