

# 512×8 bit electrically erasable PROM

## BR24L04-W / BR24L04F-W / BR24L04FJ-W / BR24L04FV-W / BR24L04FVM-W

The BR24L04-W series is 2-wire (I<sup>2</sup>C BUS type) serial EEPROMs which are electrically programmable.

\* I<sup>2</sup>C BUS is a registered trademark of Philips.

### ●Applications

General purpose

### ●Features

- 1) 512 registers × 8 bits serial architecture.
- 2) Single power supply (1.8V to 5.5V).
- 3) Two wire serial interface.
- 4) Self-timed write cycle with automatic erase.
- 5) 16byte Page Write mode.
- 6) Low power consumption.  
Write (5V) : 1.2mA (Typ.)  
Read (5V) : 0.2mA (Typ.)  
Standby (5V) : 0.1μA (Typ.)
- 7) DATA security  
Write protect feature (WP pin).  
Inhibit to WRITE at low V<sub>cc</sub>.
- 8) Small package - - - DIP8 / SOP8 / SOP-J8 / SSOP-B8 / MSOP-8
- 9) High reliability EEPROM with Double-Cell structure
- 10) High reliability fine pattern CMOS technology.
- 11) Endurance : 1,000,000 erase / write cycles
- 12) Data retention : 40 years
- 13) Filtered inputs in SCL-SDA for noise suppression.
- 14) Initial data FFh in all address.

### ●Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit
Supply voltage	V <sub>cc</sub>	-0.3 to +6.5	V
Power dissipation	Pd	800(DIP8) *1	mW
		450(SOP8) *2	
		450(SOP-J8) *2	
		300(SSOP-B8) *3	
		310(MSOP8) *4	
Storage temperature	T <sub>stg</sub>	-65 to +125	°C
Operating temperature	T <sub>opr</sub>	-40 to +85	°C
Terminal voltage	-	-0.3 to V <sub>cc</sub> +0.3	V

\*1 Reduced by 8.0mW for each increase in Ta of 1°C over 25°C.

\*2 Reduced by 4.5mW for each increase in Ta of 1°C over 25°C.

\*3 Reduced by 3.0mW for each increase in Ta of 1°C over 25°C.

\*4 Reduced by 3.1mW for each increase in Ta of 1°C over 25°C.

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W

Memory ICs

●Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Limits	Unit
Supply voltage	V <sub>CC</sub>	1.8 to 5.5	V
Input voltage	V <sub>IN</sub>	0 to V <sub>CC</sub>	V

●DC operating characteristics (Unless otherwise specified Ta=-40 to 85°C, V<sub>CC</sub>=1.8 to 5.5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
"HIGH" input voltage 1	V <sub>IH1</sub>	0.7V <sub>CC</sub>	-	-	V	2.5V ≤ V <sub>CC</sub> ≤ 5.5V
"LOW" input voltage 1	V <sub>IL1</sub>	-	-	0.3V <sub>CC</sub>	V	2.5V ≤ V <sub>CC</sub> ≤ 5.5V
"HIGH" input voltage 2	V <sub>IH2</sub>	0.8V <sub>CC</sub>	-	-	V	1.8V ≤ V <sub>CC</sub> < 2.5V
"LOW" input voltage 2	V <sub>IL2</sub>	-	-	0.2V <sub>CC</sub>	V	1.8V ≤ V <sub>CC</sub> < 2.5V
"LOW" output voltage 1	V <sub>OL1</sub>	-	-	0.4	V	I <sub>OL</sub> =3.0mA, 2.5V ≤ V <sub>CC</sub> ≤ 5.5V, (SDA)
"LOW" output voltage 2	V <sub>OL2</sub>	-	-	0.2	V	I <sub>OL</sub> =0.7mA, 1.8V ≤ V <sub>CC</sub> ≤ 5.5V, (SDA)
Input leakage current	I <sub>LI</sub>	-1	-	1	μA	V <sub>IN</sub> =0V to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	-1	-	1	μA	V <sub>OUT</sub> =0V to V <sub>CC</sub>
Operating current	I <sub>CC1</sub>	-	-	2.0	mA	V <sub>CC</sub> =5.5V, f <sub>SCL</sub> =400kHz, t <sub>WR</sub> =5ms, Byte Write, Page Write
	I <sub>CC2</sub>	-	-	0.5	mA	V <sub>CC</sub> =5.5V, f <sub>SCL</sub> =400kHz Random Read, Current Read, Sequential Read
Standby current	I <sub>SB</sub>	-	-	2.0	μA	V <sub>CC</sub> =5.5V, SDA•SCL=V <sub>CC</sub> , A0, A1, A2=GND, WP=GND

○ This product is not designed for protection against radioactive rays.

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
 BR24L04FV-W / BR24L04FVM-W

Memory ICs

●Dimension




Fig.1(a) PHYSICAL DIMENSION (Units : mm)  
 DIP8 (BR24L04-W)




Fig.1(b) PHYSICAL DIMENSION (Units : mm)  
 SOP8 (BR24L04F-W)




Fig.1(c) PHYSICAL DIMENSION (Units : mm)  
 DOP-J8 (BR24L04FJ-W)




Fig.1(d) PHYSICAL DIMENSION (Units : mm)  
 SSOP-B8 (BR24L04FV-W)




Fig.1(e) PHYSICAL DIMENSION (Units : mm)  
 MSOP8 (BR24L04FVM-W)

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W

Memory ICs

●Block diagram




Fig.2 BLOCK DIAGRAM

●Pin configuration




Fig.3 PIN LAYOUT

●Pin name

Pin name	I / O	Function
Vcc	–	Power supply
GND	–	Ground (0V)
A0	–	Out of use
A1, A2	IN	Slave address set
SCL	IN	Serial clock input
SDA	IN / OUT	Slave and word address, serial data input, serial data output *1
WP	IN	Write protect input

\*1 An open drain output requires a pull-up resistor.

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W

Memory ICs

●AC operating characteristics (Unless otherwise specified Ta=−40 to 85°C, Vcc=1.8 to 5.5V)

Parameter	Symbol	Fast-mode 2.5V ≤ Vcc ≤ 5.5V			Standard-mode 1.8V ≤ Vcc ≤ 5.5V			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Clock frequency	fSCL	–	–	400	–	–	100	kHz
Data clock "HIGH" period	tHIGH	0.6	–	–	4.0	–	–	μs
Data clock "LOW" period	tLOW	1.2	–	–	4.7	–	–	μs
SDA and SCL rise time *1	tR	–	–	0.3	–	–	1.0	μs
SDA and SCL fall time *1	tF	–	–	0.3	–	–	0.3	μs
Start condition hold time	tHD:STA	0.6	–	–	4.0	–	–	μs
Start condition setup time	tSU:STA	0.6	–	–	4.7	–	–	μs
Input data hold time	tHD:DAT	0	–	–	0	–	–	ns
Input data setup time	tSU:DAT	100	–	–	250	–	–	ns
Output data delay time	tPD	0.1	–	0.9	0.2	–	3.5	μs
Output data hold time	tDH	0.1	–	–	0.2	–	–	μs
Stop condition setup time	tSU:STO	0.6	–	–	4.7	–	–	μs
Bus free time	tBUF	1.2	–	–	4.7	–	–	μs
Write cycle time	tWR	–	–	5	–	–	5	ms
Noise spike width (SDA and SCL)	tl	–	–	0.1	–	–	0.1	μs
WP hold time	tHD:WP	0	–	–	0	–	–	ns
WP setup time	tSU:WP	0.1	–	–	0.1	–	–	μs
WP high period	tHIGH:WP	1.0	–	–	1.0	–	–	μs

\*1 Not 100% tested.

●Synchronous data timing




Fig.4 SYNCHRONOUS DATA TIMING

- SDA data is latched into the chip at the rising edge of SCL clock.
- Output data toggles at the falling edge of SCL clock.

●Write cycle timing




Fig.5 WRITE CYCLE TIMING

●WP timing




Fig.6(a) WP TIMING OF THE WRITE OPERATION




Fig.6(b) WP TIMING OF THE WRITE CANCEL OPERATION

- For the WRITE operation, WP must be "LOW" during the period of time from the rising edge of the clock which takes in D0 of first byte until the end of tWR. ( See Fig.6 (a) )  
During this period, WRITE operation is canceled by setting WP "HIGH". ( See Fig.6 (b) )
- In the case of setting WP "HIGH" during tWR, WRITE operation is stopped in the middle and the data of accessing address is not guaranteed. Please write correct data again in the case.

Memory ICs

● **Device operation**

1) Start condition (Recognition of start bit)

- All commands are proceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH.
- The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. (See Fig.4 SYNCHRONOUS DATA TIMING)

2) Stop condition (Recognition of stop bit)

- All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. (See Fig.4 SYNCHRONOUS DATA TIMING)

3) Notice about write command

- In the case that stop condition is not executed in WRITE mode, transferred data will not be written in a memory.

4) Device addressing

- Following a START condition, the master output the slave address to be accessed.
- The most significant four bits of the slave address are the “device type identifier”, for this device it is fixed as “1010”.
- The next two bit (device address) identify the specified device on the bus.

The device address is defined by the state of A1 and A2 input pins. This IC works only when the device address inputted from SDA pin correspond to the state of A1 and A2 input pins. Using this address scheme, up to four devices may be connected to the bus. The next bit (PS) is used by the master to select two 256 word page of memory.

PS set to “0” ----- 1page (000 to 0FF)

PS set to “1” ----- 2page (100 to 1FF)

- The last bit of the stream ( $R/\overline{W}$  --- READ /  $\overline{WRITE}$ ) determines the operation to be performed. When set to “1”, a read operation is selected ; when set to “0”, a write operation is selected.

$R/\overline{W}$  set to “0” ----- WRITE (including word address input of Random Read)

$R/\overline{W}$  set to “1” ----- READ

1010	A2	A1	PS	R / $\overline{W}$
------	----	----	----	--------------------

5) Write protect (WP)

When WP pin set to Vcc (H level), write protect is set for 512 words (all address).

When WP pin set to GND (L level), enable to write 512 words (all address).

Either control this pin or connect to GND (or Vcc). It is inhibited from being left unconnected.



Memory ICs

6) Acknowledge

- Acknowledge is a software convention used to indicate successful data transfers.  
 The transmitter device will release the bus after transmitting eight bits.  
 (When inputting the slave address in the write or read operation, transmitter is  $\mu$ -COM. When outputting the data in the read operation, it is this device.)
- During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that the eight bits of data has been received.  
 (When inputting the slave address in the write or read operation, receiver is this device. When outputting the data in the read operation, it is  $\mu$ -COM.)
- The device will respond with an Acknowledge after recognition of a START condition and its slave address (8bit).
- In the WRITE mode, the device will respond with an Acknowledge, after the receipt of each subsequent 8-bit word (word address and write data).
- In the READ mode, the device will transmit eight bit of data, release the SDA line, and monitor the line for an Acknowledge.
- If an Acknowledge is detected, and no STOP condition is generated by the master, the device will continue to transmit the data. If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode. (See Fig.7 ACKNOWLEDGE RESPONSE FROM RECEIVER)




Fig.7 ACKNOWLEDGE RESPONSE FROM RECEIVER

●Byte write




Fig.8 BYTE WRITE CYCLE TIMING

- By using this command, the data is programmed into the indicated word address.
- When the master generates a STOP condition, the device begins the internal write cycle to the nonvolatile memory array.

●Page write




Fig.9 PAGE WRITE CYCLE TIMING

- This device is capable of sixteen byte Page Write operation.
- When two or more byte data are inputted, the four low order address bits are internally incremented by one after the receipt of each word. The five higher order bits of the address (PS WA7 to WA4) remain constant.
- If the master transmits more than sixteen words, prior to generating the STOP condition, the address counter will "roll over", and the previous transmitted data will be overwritten.

●Current read




Fig.10 CURRENT READ CYCLE TIMING

- In case that the previous operation is Random or Current Read (which includes Sequential Read respectively), the internal address counter is increased by one from the last accessed address (n). Thus Current Read outputs the data of the next word address (n+1).  
If the last command is Byte or Page Write, the internal address counter stays at the last address (n). Thus Current Read outputs the data of the word address (n).
- If an Acknowledge is detected, and no STOP condition is generated by the master ( $\mu$ -COM), the device will continue to transmit the data. [ It can transmit all data (4kbit 512word) ]
- If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode.

Note) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.

●Random read




Fig.11 RANDOM READ CYCLE TIMING

- Random read operation allows the master to access any memory location indicated word address.
- If an Acknowledge is detected, and no STOP condition is generated by the master ( $\mu$ -COM), the device will continue to transmit the data. [ It can transmit all data (4kbit 512word) ]
- If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode.

Note) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read. So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.

● Sequential read




Fig.12 SEQUENTIAL READ CYCLE TIMING  
 (Current Read)

- If an Acknowledge is detected, and no STOP condition is generated by the master ( $\mu$ -COM), the device will continue to transmit the data. [ It can transmit all data (4kbit 512word) ]
- If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode.
- The Sequential Read operation can be performed with both Current Read and Random Read.

Note) If an Acknowledge is detected with "Low" level, not "High" level, command will become Sequential Read.  
 So the device transmits the next data, Read is not terminated. In the case of terminating Read, input Acknowledge with "High" always, then input stop condition.

●Application

1) WP effective timing

WP is fixed to "H" or "L" usually. But in case of controlling WP to cancel the write command, please pay attention to [ WP effective timing ] as follows.

During write command input, write command is canceled by controlling WP "H" within the WP cancellation effective period.

The period from the start condition to the rising edge of the clock which take in D0 of the data (the first byte of the data for Page Write) is the cancellation invalid period. WP input is don't care during the period. Setup time for rising edge of the SCL which takes in D0 must be more than 100ns.

The period from the rising edge of SCL which takes in D0 to the end of internal write cycle (tWR) is the cancellation effective period. In case of setting WP to "H" during tWR, WRITE operation is stopped in the middle and the data of accessing address is not guaranteed, so that write correct data again please.

It is not necessary waiting tWR (5msmax.) after stopping command by WP, because the device is stand by state.




Fig.13 WP EFFECTIVE TIMING

2) Software reset

Please execute software reset in case that the device is an unexpected state after power up and / or the command input need to be reset.

There are some kinds of software reset. Here we show three types of example as follows.

During dummy clock, please release SDA bus (tied to Vcc by pull up resistor).

During that time, the device may pull the SDA line LOW for Acknowledge or outputting or read data.

If the master controls the SDA line HIGH, it will conflict with the device output LOW then it makes a current overload.

It may cause instantaneous power down and may damage the device.




Fig.14-(a) DUMMY CLOCK × 14 + START + START




Fig.14-(b) START+ DUMMY CLOCK × 9 + START




Fig.14-(c) START × 9

\* COMMAND starts with start condition.

3) Acknowledge polling

Since the device ignore all input commands during the internal write cycle, no ACK will be returned.

When the master send the next command after the write command, if the device returns the ACK, it means that the program is completed. If no ACK id returned, it means that the device is still busy.

By using Acknowledge polling, the waiting time is minimized less than  $t_{WR}=5ms$ .

In case of operating Write or Current Read right after Write, first, send the slave address ( $R / \bar{W}$  is "HIGH" or "LOW" respectively). After the device returns the ACK, continue word address input or data output respectively.




Fig.15 SUCCESSIVE WRITE OPERATION BY ACKNOWLEDGE POLLING

## 4) Command cancellation by start and stop condition

During a command input, it is canceled by the successive inputs of start condition and stop condition. (Fig.4)

But during ACK or data output, the device may output the SDA line LOW. In such cases, operation of start and stop condition is impossible, so that the reset can't work. Execute the software reset in the cases. (See Page14)

Operating the command cancel by start and stop condition during the command of Random Read or Sequential Read or Current Read, internal address counter is not confirmed.

Therefore operation of Current Read after this in not valid. Operate a Random Read in this case.




Fig.16 COMMAND CANCELLATION BY START AND STOP CONDITION  
DURING THE INPUT OF SLAVE ADDRESS



5) Notes for power supply


V<sub>CC</sub> rises through the low voltage region in which internal circuit of IC and the controller are unstable, so that device may not work properly due to an incomplete reset of internal circuit.

To prevent this, the device has the feature of P.O.R. and LV<sub>CC</sub>.

In the case of power up, keep the following conditions to ensure functions of P.O.R and LV<sub>CC</sub>.

(1) It is necessary to be "SDA='H'" and "SCL='L' or 'H'".

(2) Follow the recommended conditions of t<sub>r</sub>, t<sub>OFF</sub>, V<sub>bot</sub> for the function of P.O.R. during power up.




(3) Prevent SDA and SCL from being "Hi-Z".

In case that condition 1. and / or 2. cannot be met, take following actions.

A) Unable to keep condition 1. (SDA is "LOW" during power up.)

→ Control SDA, SCL to be "HIGH" as figure below.



B) Unable to keep condition 2.

→ After power becomes stable, execute software reset. (See Page14 )

C) Unable to keep condition 1 and 2.

→ Follow the instruction A first, then the instruction B.

• LV<sub>CC</sub> circuit

LV<sub>CC</sub> circuit inhibit write operation at low voltage, and prevent an inadvertent write. Below the LV<sub>CC</sub> voltage (Typ.=1.2V), write operation is inhibited.

Memory ICs

6) I/O circuit

• Pull up resistor of SDA pin

The pull up resistor is needed because SDA is NMOS open drain. Decide the value of this resistor (R<sub>PU</sub>) properly, by considering V<sub>IL</sub>, I<sub>L</sub> characteristics of a controller which control the device and V<sub>OH</sub>, I<sub>OL</sub> characteristics of the device. If large R<sub>PU</sub> is chosen, clock frequency need to be slow. In case of small R<sub>PU</sub>, the operating current increases.

• Maximum of R<sub>PU</sub>

Maximum of R<sub>PU</sub> is determined by following factor.


① SDA rise time determined by R<sub>PU</sub> and the capacitance of bus line (CBUS) must be less than T<sub>R</sub>.

And the other timing must keep the conditions of AC spec.

② When SDA bus is HIGH, the voltage (A) of SDA bus determined by a total input leak (I<sub>L</sub>) of the all devices connected to the bus and R<sub>PU</sub> must be enough higher than input HIGH level of a controller and the device, including noise margin 0.2V<sub>CC</sub>.

$$V_{CC} - I_L R_{PU} - 0.2V_{CC} \geq V_{IH}$$

$$\therefore R_{PU} \leq \frac{0.8V_{CC} - V_{IH}}{I_L}$$



Examples : When V<sub>CC</sub>=3V I<sub>L</sub>=10μA V<sub>IH</sub>=0.7V<sub>CC</sub>

According to ②

$$R_{PU} \leq \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}}$$

$$\leq 300 \text{ [k}\Omega\text{]}$$

• The minimum value R<sub>PU</sub>

The minimum value of R<sub>PU</sub> is determined by following factors.

① Meet the condition that V<sub>OLMAX</sub>=0.4V, I<sub>OLMAX</sub>=3mA when the device output low on SDA line.

$$\frac{V_{CC} - V_{OL}}{R_{PU}} \leq I_{OL}$$

$$\therefore R_{PU} \geq \frac{V_{CC} - V_{OL}}{I_{OL}}$$

② V<sub>OLMAX</sub> (=0.4V) must be lower than the input LOW level of the controller and the EEPROM including recommended noise margin (0.1V<sub>CC</sub>).

$$V_{OLMAX} \leq V_{IL} - 0.1V_{CC}$$

Examples : V<sub>CC</sub>=3V, V<sub>OL</sub>=0.4V, I<sub>OL</sub>=3mA, the V<sub>IL</sub> of the controller and the EEPROM is V<sub>IL</sub>=0.3V<sub>CC</sub>

According to ①  $R_{PU} \geq \frac{3-0.4}{3 \times 10^{-3}}$   
 $\geq 867 [\Omega]$

and  $V_{OL}=0.4[V]$   
 $V_{IL}=0.3 \times 3$   
 $=0.9[V]$

so that condition ② is met

• Pull up resistor of SCL pin

In the case that SCL is controlled by CMOS output, the pull up resistor of SCL is not needed.

But in the case that there is a timing at which SCL is Hi-Z, connect SCL to V<sub>CC</sub> with pull up resistor.

Several ~ several dozen k $\Omega$  is recommended as a pull up resistor, which is considered with the driving ability of the output port of the controller.

7) Connections of A0, A1, A2, WP pin

• Connections of device address pin (A0, A1, A2)

The state of device address PIN are compared with the device address send by the master, then one of the devices which are connected to the identical bus is selected. Pull up or down these pins, or connect them to V<sub>CC</sub> or GND.

Pins which is not used as device address (N.C. PIN) may be either HIGH, LOW, and Hi-Z.

The type of the device which have N.C. PIN	BR24L16 / F / FJ / FV / FVM-W	A0, A1, A2
	BR24L08 / F / FJ / FV / FVM-W	A0, A1
	BR24L04 / F / FJ / FV / FVM-W	A0

• Connections of WP pin

The WP input allows or inhibits write operations. When WP is HIGH, only READ is available and WRITE to any address is inhibited. Both Read and Write are available when WP is LOW.

In the case that the device is used as a ROM, it is recommended that WP is pulled up or connected to V<sub>CC</sub>.

In the case that both READ and WRITE are operated, WP pin must be pulled down or connected to GND or controlled.

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W


Memory ICs

8) Notes for noise on Vcc

• About bypass capacitor

Noise and surges on power line may cause the abnormal function. It is recommended that the bypass capacitors (0.1 $\mu$ F) are attached on the Vcc and GND line beside the device.

The attachment of bypass capacitors on the board near by connector is also recommended.




9) The notice about the connection of controller

• About Rs

The open drain interface is recommended for SDA port in I<sup>2</sup>C BUS. But, in the case that Tri-state CMOS interface is applied to SDA, insert a series resistor R<sub>s</sub> between SDA pin of the device and a pull up resistor R<sub>pu</sub>. It limits the current from PMOS of controller to NMOS of EEPROM.

R<sub>s</sub> also protects SDA pin from surges. Therefore, R<sub>s</sub> is able to be used though SDA port is open drain.



# BR24L04-W / BR24L04F-W / BR24L04FJ-W BR24L04FV-W / BR24L04FVM-W

## Memory ICs

- The maximum value of  $R_s$

The maximum value of  $R_s$  is determined by following factors.

- ① SDA rise time determined by  $R_{PU}$  and the capacitance of bus line (CBUS) of SDA must be less than  $t_r$ .  
And the other timing must also keep the conditions of the AC timing.
- ② When the device outputs LOW on SDA line, the voltage of the bus  $V_{OL}$  determined by  $R_{PU}$  and  $R_s$  must be lower than the inputs LOW level of the controller, including recommended noise margin ( $0.1V_{CC}$ ).

$$\frac{(V_{CC}-V_{OL}) \times R_s}{R_{PU}+R_s} + V_{OL} + 0.1V_{CC} \leq V_{IL}$$


$$\therefore R_s \leq \frac{V_{IL}-V_{OL}-0.1V_{CC}}{1.1V_{CC}-V_{IL}} \times R_{PU}$$

Examples : When  $V_{CC}=3V$ ,  $V_{IL}=0.3V_{CC}$ ,  $V_{OL}=0.4V$ ,  $R_{PU}=20k\Omega$

According to ②

$$R_s \leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 20 \times 10^3$$

$$\leq 1.67 [k\Omega]$$



- The minimum value of  $R_s$

The minimum value of  $R_s$  is determined by the current overload due to the conflict on the bus.

The current overload may cause noise on the power line and instantaneous power down.

The following conditions must be met, where  $I$  is the maximum permissible current.

The maximum permissible current depends on  $V_{CC}$  line impedance and so on. It need to be less than 10mA for EEPROM.


$$\frac{V_{CC}}{R_s} \leq I$$

$$\therefore R_s \geq \frac{V_{CC}}{I}$$

Examples : When  $V_{CC}=3V$ ,  $I=10mA$

$$R_s \geq \frac{3}{10 \times 10^{-3}}$$

$$\geq 300 [\Omega]$$



**BR24L04-W / BR24L04F-W / BR24L04FJ-W**  
**BR24L04FV-W / BR24L04FVM-W**

**Memory ICs**

10) The special character DATA

The following characteristic data are typ. value.




Fig.17 High input voltage V<sub>IH</sub>  
(A1,A2,SCL,SDA,WP)




Fig.18 Low input voltage V<sub>IL</sub>  
(A1,A2,SCL,SDA,WP)




Fig.19 Low output voltage V<sub>OL</sub>-I<sub>OL</sub>  
(V<sub>CC</sub>=1.8V)




Fig.20 Low output voltage V<sub>OL</sub>-I<sub>OL</sub>  
(V<sub>CC</sub>=2.5V)




Fig.21 Input leakage current I<sub>IL</sub>  
(A1,A2,SCL,WP)




Fig.22 Output leakage current I<sub>LO</sub>(SDA)




Fig.23 Write operating current I<sub>CC1</sub> (f<sub>SCL</sub>=400kHz)




Fig.24 Read operating current I<sub>CC2</sub> (f<sub>SCL</sub>=400kHz)




Fig.25 Write operating current I<sub>CC1</sub> (f<sub>SCL</sub>=100kHz)

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W

Memory ICs




Fig.26 Read operating current Icc2 (fscL=100kHz)




Fig.27 Standby current Ibb




Fig.28 Clock frequency fscL




Fig.29 Data clock "H" period tHIGH




Fig.30 Data clock "L" period tLOW




Fig.31 Start condition hold time tHD:STA




Fig.32 Start condition setup time tsu:STA




Fig.33 Input data hold time tHD:DAT(HIGH)




Fig.34 Input data hold time tHD:DAT(LOW)

BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W

Memory ICs




Fig.35 Input data setup time  $t_{SU:DAT(HIGH)}$




Fig.36 Input data setup time  $t_{SU:DAT(LOW)}$




Fig.37 Output data delay time  $t_{PD0}$




Fig.38 Output data delay time  $t_{PD1}$




Fig.39 Output data hold time  $t_{DH0}$




Fig.40 Output data hold time  $t_{DH1}$




Fig.41 Stop condition setup time  $t_{SU:STO}$




Fig.42 BUS free time  $t_{BUF}$




Fig.43 Write cycle time  $t_{WR}$



BR24L04-W / BR24L04F-W / BR24L04FJ-W  
BR24L04FV-W / BR24L04FVM-W

Memory ICs




Fig.44 Noise spike width  $t_i$  (SCL H)




Fig.45 Noise spike width  $t_i$  (SCL L)




Fig.46 Noise spike width  $t_i$  (SDA H)




Fig.47 Noise spike width  $t_i$  (SDA L)




Fig.48 WP setup time  $t_{su,WP}$




Fig.49 WP high period  $t_{HIGH,WP}$