

# XC61C Series



Low Voltage Detectors ( $V_{DF}=0.8V\sim1.5V$ )  
 Standard Voltage Detectors ( $V_{DF}=1.6V\sim6.0V$ )

- ◆ CMOS
- ◆ Highly Accurate:  $\pm 1\%$  ( $V_{DF}=2.6V\sim5.0V$ )  
 $\pm 2\%$  ( $V_{DF}=0.8V\sim6.0V$ )
- ◆ Low Power Consumption:  $0.7\mu A$   
 ( $V_{IN}=1.5V$ )

## GENERAL DESCRIPTION

The XC61C series are highly precise, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-channel open drain output configurations are available.


## APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors


## FEATURES

- Highly Accurate** :  $\pm 2\%$   
 (Low Voltage VD:  $0.8V\sim1.5V$ )  
 (Standard Voltage VD:  $1.6V\sim6.0V$ )  
 $\pm 1\%$   
 (Standard Voltage VD:  $2.6V\sim5.0V$ )
- Low Power Consumption** :  $0.7\mu A$  (TYP.) [ $V_{IN}=1.5V$ ]
- Detect Voltage Range** :  $0.8V\sim6.0V$  in  $100mV$  increments
- Operating Voltage Range** :  $0.7V\sim6.0V$  (Low Voltage)  
 $0.7V\sim10.0V$  (Standard Voltage)
- Detect Voltage Temperature Characteristics**  
 :  $\pm 100ppm/^{\circ}C$  (TYP.) @ $T_a=25^{\circ}C$
- Output Configuration** : N-channel open drain or CMOS
- Ultra Small Packages** : SSOT-24 (150mW)  
 SOT-23 (250mW)  
 SOT-25 (250mW)  
 SOT-89 (500mW)  
 TO-92 (300mW)  
 USP-6B (100mW)  
 USP-6C (100mW)  
 USP-4 (120mW)

## TYPICAL APPLICATION CIRCUITS





CMOS Output




N-ch Open Drain Output

## TYPICAL PERFORMANCE CHARACTERISTICS



# XC61C Series

## PIN CONFIGURATION



\*Please use the circuit without connecting the heat dissipation pad. If the pad needs to be connected to other pins, it should be connected to the VIN pin.

## PIN ASSIGNMENT

PIN NUMBER									PIN NAME	FUNCTION
SSOT-24	SOT-23	SOT-25	SOT-89	TO-92 (T)	TO-92 (L)	USP-6B	USP-6C	USP-4		
2	3	2	2	2	1	5	5	4	VIN	Supply Voltage
4	2	3	3	3	2	1	1	2	VSS	Ground
1	1	1	1	1	3	3	3	1	VOUT	Output
3	-	4, 5	-	-	-	2,4,6	2,4,6	3	NC	No Connection


## PRODUCT CLASSIFICATION

●Ordering Information  
XC61C①②③④⑤⑥⑦


DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
①	Output Configuration	C	: CMOS output
		N	: N-ch open drain output
② ③	Detect Voltage	08 ~ 60	: e.g.0.9V → ②0, ③9
			: e.g.1.5V → ②1, ③5
④	Output Delay	0	: No delay
⑤	Detect Accuracy	1	: Within $\pm 1\%$
		2	: Within $\pm 2\%$
⑥	Package	N	: SSOT-24 (SC-82)
		M	: SOT-23
		P	: SOT-89
		S	: SOT-25
		T	: TO-92 (Standard)
		L	: TO-92 (Custom pin configuration)
		D	: USP-6B
		E	: USP-6C
⑦	Device Orientation	G	: USP-4
		R	: Embossed tape, standard feed
		L	: Embossed tape, reverse feed
		H	: Paper type (TO-92)
		B	: Bag (TO-92)

■ **PACKAGING INFORMATION**


● **SSOT-24 (SC-82)**



● **SOT-23**




● **SOT-25**




## ■ PACKAGING INFORMATION (Continued)

### ● SOT-89





### ● TO-92





■ **PACKAGING INFORMATION (Continued)**

● **USP-6C**



● **USP-4**








\* Soldering fillet surface is not formed because the sides of the pins are plated.

# XC61C Series

## MARKING RULE

- SSOT-24, SOT-23, SOT-25, SOT-89, USP-4



① Represents integer of detect voltage and CMOS Output (XC61CC series)

MARK	CONFIGURATION	VOLTAGE (V)
A	CMOS	0.X
B	CMOS	1.X
C	CMOS	2.X
D	CMOS	3.X
E	CMOS	4.X
F	CMOS	5.X
H	CMOS	6.X

N-Channel Open Drain Output (XC61CN series)

MARK	CONFIGURATION	VOLTAGE (V)
K	N-ch	0.X
L	N-ch	1.X
M	N-ch	2.X
N	N-ch	3.X
P	N-ch	4.X
R	N-ch	5.X
S	N-ch	6.X

② Represents decimal number of detect voltage

MARK	VOLTAGE (V)	MARK	VOLTAGE (V)
0	X.0	5	X.5
1	X.1	6	X.6
2	X.2	7	X.7
3	X.3	8	X.8
4	X.4	9	X.9

③ Represents delay time  
(Except for SSOT-24)


MARK	DELAY TIME	PRODUCT SERIES
3	No Delay Time	XC61Cxxx0xxx

④ Represents production lot number

Based on the internal standard. (G, I, J, O, Q, W excepted)

## MARKING RULE (Continued)

### ● TO-92



① Represents output configuration

MARK	OUTPUT CONFIGURATION
C	CMOS
N	N-ch

②, ③ Represents detect voltage (ex.)

MARK		VOLTAGE (V)
②	③	
3	3	3.3
5	0	5.0

④ Represents delay time

MARK	DELAY TIME
0	No delay

⑤ Represents detect voltage accuracy

MARK	DETECT VOLTAGE ACCURACY
1	Within $\pm 1\%$ (Semi-custom)
2	Within $\pm 2\%$

⑥ Represents a least significant digit of production year


MARK	PRODUCTION YEAR
5	2005
6	2006

⑦ Represents production lot number


0 to 9, A to Z repeated. (G, I, J, O, Q, W excepted)

\* No character inversion used.

### ● USP-6B, USP-6C



USP-6B  
(TOP VIEW)



USP-6C  
(TOP VIEW)

①, ② Represents product series

MARK		PRODUCT SERIES
①	②	
1	C	XC61Cxx0xDx

③ Represents output configuration

MARK	OUTPUT CONFIGURATION	PRODUCT SERIES
C	CMOS	XC61CCxx0xDx
N	N-ch	XC61CNxx0xDx

④, ⑤ Represents detect voltage

(ex.)

MARK		VOLTAGE (V)	PRODUCT SERIES
④	⑤		
3	3	3.3	XC61Cx330xDx
5	0	5.0	XC61Cx500xDx


⑥ Represents production lot number

0 to 9, A to Z repeated (G, I, J, O, Q, W excepted)


Note: No character inversion used.

## ■ BLOCK DIAGRAMS

(1) CMOS Output



(2) N-ch Open Drain Output



## ■ ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage	*1	VIN	9.0	V
	*2		12.0	
Output Current		IOUT	50	mA
Output Voltage	CMOS	VOUT	VSS -0.3 ~ VIN +0.3	V
	N-ch Open Drain Output *1		VSS -0.3 ~ 9.0	
	N-ch Open Drain Output *2		VSS -0.3 ~ 12.0	
Power Dissipation	SSOT-24	Pd	150	mW
	SOT-23		250	
	SOT-25		250	
	SOT-89		500	
	TO-92		300	
	USP-6B		100	
	USP-6C		100	
	USP-4		120	
Operating Temperature Range		Topr	-40 ~ +85	°C
Storage Temperature Range		Tstg	-40 ~ +125	°C

\*1: Low voltage: VDF(T)=0.8V~1.5V

\*2: Standard voltage: VDF(T)=1.6V~6.0V



## ■ ELECTRICAL CHARACTERISTICS

 $V_{DF(T)} = 0.8V \text{ to } 6.0V \pm 2\%$ 
 $V_{DF(T)} = 2.6V \text{ to } 5.0V \pm 1\%$ 
 $T_a = 25^\circ C$ 

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS	
Detect Voltage	VDF	$V_{DF(T)} = 0.8V \sim 1.5V$ *1 $V_{DF(T)} = 1.6V \sim 6.0V$ *2	$V_{DF(T)}$ x 0.98	$V_{DF(T)}$	$V_{DF(T)}$ x 1.02	V	1	
		$V_{DF(T)} = 2.6V \sim 5.0V$ *2	$V_{DF(T)}$ x 0.99	$V_{DF(T)}$	$V_{DF(T)}$ x 1.01	V	1	
Hysteresis Range	VHYS		$V_{DF}$ x 0.02	$V_{DF}$ x 0.05	$V_{DF}$ x 0.08	V	1	
Supply Current	Iss	$V_{IN} = 1.5V$	-	0.7	2.3	$\mu A$	2	
		$V_{IN} = 2.0V$	-	0.8	2.7			
		$V_{IN} = 3.0V$	-	0.9	3.0			
		$V_{IN} = 4.0V$	-	1.0	3.2			
		$V_{IN} = 5.0V$	-	1.1	3.6			
Operating Voltage *1	VIN	$V_{DF(T)} = 0.8V \text{ to } 1.5V$	0.7	-	6.0	V	1	
Operating Voltage *2		$V_{DF(T)} = 1.6V \text{ to } 6.0V$	0.7	-	10.0			
Output Current *1	IOUT	N-ch $V_{DS} = 0.5V$	$V_{IN} = 0.7V$	0.10	0.80	-	mA	3
			$V_{IN} = 1.0V$	0.85	2.70	-		
CMOS, P-ch $V_{DS} = 2.1V$		$V_{IN} = 6.0V$	-	-7.5	-1.5	4		
		$V_{IN} = 1.0V$	1.0	2.2	-			
Output Current *2		N-ch $V_{DS} = 0.5V$	$V_{IN} = 2.0V$	3.0	7.7	-		3
			$V_{IN} = 3.0V$	5.0	10.1	-		
			$V_{IN} = 4.0V$	6.0	11.5	-		
			$V_{IN} = 5.0V$	7.0	13.0	-		
			CMOS, P-ch $V_{DS} = 2.1V$	$V_{IN} = 8.0V$	-	-10.0		
Leak Current		Ileak	$V_{IN} = 6.0V, V_{OUT} = 6.0V$ *1	CMOS		-		nA
	$V_{IN} = 10.0V, V_{OUT} = 10.0V$ *2		N-ch Open Drain		-	100		
Temperature Characteristics	$\frac{\Delta V_{DF}}{\Delta T_{opr} \cdot V_{DF}}$	$-40^\circ C \leq T_{opr} \leq 85^\circ C$	-	$\pm 100$	-	ppm/ $^\circ C$	-	
Delay Time (VDR $\rightarrow$ VOUT inversion)	tDLY	Inverts from VDR to VOUT	-	0.03	0.20	ms	5	

NOTE:

 \*1: Low Voltage:  $V_{DF(T)} = 0.8V \sim 1.5V$ 

 \*2: Standard Voltage:  $V_{DF(T)} = 1.6V \sim 6.0V$ 
 $V_{DF(T)}$ : Setting detect voltage


 Release Voltage:  $V_{DR} = V_{DF} + V_{HYS}$

## OPERATIONAL EXPLANATION

(Especially prepared for CMOS output products)

- ① When input voltage ( $V_{IN}$ ) rises above detect voltage ( $V_{DF}$ ), output voltage ( $V_{OUT}$ ) will be equal to  $V_{IN}$ .  
(A condition of high impedance exists with N-ch open drain output configurations.)
- ② When input voltage ( $V_{IN}$ ) falls below detect voltage ( $V_{DF}$ ), output voltage ( $V_{OUT}$ ) will be equal to the ground voltage ( $V_{SS}$ ) level.
- ③ When input voltage ( $V_{IN}$ ) falls to a level below that of the minimum operating voltage ( $V_{MIN}$ ), output will become unstable. In this condition,  $V_{IN}$  will equal the pulled-up output (should output be pulled-up.)
- ④ When input voltage ( $V_{IN}$ ) rises above the ground voltage ( $V_{SS}$ ) level, output will be unstable at levels below the minimum operating voltage ( $V_{MIN}$ ). Between the  $V_{MIN}$  and detect release voltage ( $V_{DR}$ ) levels, the ground voltage ( $V_{SS}$ ) level will be maintained.
- ⑤ When input voltage ( $V_{IN}$ ) rises above detect release voltage ( $V_{DR}$ ), output voltage ( $V_{OUT}$ ) will be equal to  $V_{IN}$ .  
(A condition of high impedance exists with N-ch open drain output configurations.)
- ⑥ The difference between  $V_{DR}$  and  $V_{DF}$  represents the hysteresis range.

### Timing Chart



## ■ NOTES ON USE

1. Please use this IC within the stated maximum ratings. Operation beyond these limits may cause degrading or permanent damage to the device.
2. When a resistor is connected between the  $V_{IN}$  pin and the input with CMOS output configurations, oscillation may occur as a result of voltage drops at  $R_{IN}$  if load current ( $I_{OUT}$ ) exists. (refer to the Oscillation Description (1) below)
3. When a resistor is connected between the  $V_{IN}$  pin and the input with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current ( $I_{OUT}$ ) does not exist. (refer to the Oscillation Description (2) below)
4. With a resistor connected between the  $V_{IN}$  pin and the input, detect and release voltage will rise as a result of the IC's supply current flowing through the  $V_{IN}$  pin.
5. In order to stabilize the IC's operations, please ensure that  $V_{IN}$  pin's input frequency's rise and fall times are more than several  $\mu$  sec / V.
6. Please use N-ch open drains configuration, when a resistor  $R_{IN}$  is connected between the  $V_{IN}$  pin and power source. In such cases, please ensure that  $R_{IN}$  is less than  $10k\Omega$  and that C is more than  $0.1\mu F$ .




Figure 1: Circuit using an input resistor

## ● Oscillation Description

### (1) Output current oscillation with the CMOS output configuration

When the voltage applied at IN rises, release operations commence and the detector's output voltage increases. Load current ( $I_{OUT}$ ) will flow at  $R_L$ . Because a voltage drop ( $R_{IN} \times I_{OUT}$ ) is produced at the  $R_{IN}$  resistor, located between the input (IN) and the  $V_{IN}$  pin, the load current will flow via the IC's  $V_{IN}$  pin. The voltage drop will also lead to a fall in the voltage level at the  $V_{IN}$  pin. When the  $V_{IN}$  pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at  $R_{IN}$  will disappear, the voltage level at the  $V_{IN}$  pin will rise and release operations will begin over again.

Oscillation may occur with this "release - detect - release" repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

### (2) Oscillation as a result of through current

Since the XC61C series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor ( $R_{IN}$ ) during release voltage operations. (refer to Figure 3)

Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Figure 2: Oscillation in relation to output current






Figure 3: Oscillation in relation to through current

## TEST CIRCUITS


Circuit 1




Circuit 2




Circuit 3



Circuit 4



Circuit 5






\* : A resistor is not necessary with CMOS output products.




## ■ TYPICAL PERFORMANCE CHARACTERISTICS

### ● Low Voltage




(1) Supply Current vs. Input Voltage



(2) Detect, Release Voltage vs. Ambient Temperature



(3) Output Voltage vs. Input Voltage








Note : Unless otherwise stated, the N-channel open drain pull-up resistance value is 100kΩ.




## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

### ● Low Voltage (Continued)




(4) N-ch Driver Output Current vs.  $V_{DS}$



(5) N-ch Driver Output Current vs. Input Voltage







(6) P-ch Driver Output Current vs. Input Voltage







## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

### ● Standard Voltage

(1) Supply Current vs. Input Voltage







(2) Detect, Release Voltage vs. Ambient Temperature



## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)





### ● Standard Voltage (Continued)

(3) Output Voltage vs. Input Voltage



Note : The N-channel open drain pull up resistance value is 100k $\Omega$ .

(4) N-ch Driver Output Current vs. Vds













## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

### ● Standard Voltage (Continued)

(4) N-ch Driver Output Current vs.  $V_{DS}$







(5) N-ch Driver Output Current vs. Input Voltage



## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

### ● Standard Voltage (Continued)

(6) P-ch Driver Output Current vs. Input Voltage



1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.  
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this catalog within the specified ranges.  
Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

**TOREX SEMICONDUCTOR LTD.**