May 1999

LMX2330A/LMX2331A/LMX2332A PLLatinum Dual Frequency Synthesizer for RF Personal Communications

National Semiconductor

# LMX2330A/LMX2331A/LMX2332A PLLatinum<sup>™</sup> Dual Frequency Synthesizer for RF Personal Communications

LMX2330A	2.5 GHz/510 MHz
LMX2331A	2.0 GHz/510 MHz
LMX2332A	1.2 GHz/510 MHz

# **General Description**

The LMX233xA family of monolithic, integrated dual frequency synthesizers, including prescalers, is to be used as a local oscillator for RF and first IF of a dual conversion transceiver. It is fabricated using National's ABiC IV silicon BiCMOS process.

The LMX233xA contains dual modulus prescalers. A 64/65 or a 128/129 prescaler (32/33 or 64/65 in the 2.5 GHz LMX2330A) can be selected for the RF synthesizer and a 8/9 or a 16/17 prescaler can be selected for the IF synthesizer. LMX233XA, which employs a digital phase locked loop technique, combined with a high quality reference oscillator and loop filters, provides the tuning voltages for voltage controlled oscillators to generate very stable low noise RF and IF local oscillator signals. Serial data is transferred into the LMX233xA via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX233XA family features very low current consumption; LMX2330A—13 mA at 3V, LMX2331A—12 mA at 3V, LMX2332A—8 mA at 3V.


The LMX233xA are available in a TSSOP 20-pin surface mount plastic package.

# Features


- 2.7V to 5.5V operation
- Low current consumption
- Selectable powerdown mode: I<sub>CC</sub> = 1 µA typical at 3V
- Dual modulus prescaler: LMX2330A (RF) 32/33 or 64/65 LMX2331A/32A (RF) 64/65 or 128/129 LMX2330A/31A/32A (IF) 8/9 or 16/17
- Selectable charge pump TRI-STATE® mode
- Selectable FastLock<sup>™</sup> mode
- Small outline, plastic, surface mount TSSOP 0.173" wide package

# Applications

- Portable Wireless Communications (PCS/PCN, cordless)
- Cordless and cellular telephone systems
- Wireless Local Area Networks (WLANs)
- Cable TV tuners (CATV)
- Other wireless communication systems




© 1999 National Semiconductor Corporation DS012331



.

(Contin	ued)		
Pin D	Descrip	tion	(Continued)
Pin No.	Pin Name	1/0	Description
20	V <sub>CC</sub> 2	_	Power supply voltage input for IF analog, IF digital, MICROWIRE, $F_oLD$ , and oscillator circuits. Input may range from 2.7V to 5.5V. $V_{CC}2$ must equal $V_{CC}1$ . Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.

# **Block Diagram**



#### Notes:

The RF prescaler for the LMX2331A/32A is either 64/65 or 128/129, while the prescaler for the LMX2330A is 32/33 or 64/65.  $V_{CC}$ 1 supplies power to the RF prescaler, N-counter, R-counter and phase detector.  $V_{CC}$ 2 supplies power to the IF prescaler, N-counter, phase detector, R-counter along with the OSC<sub>in</sub> buffer, MICROWIRE, and F<sub>o</sub>LD.  $V_{CC}$ 1 and  $V_{CC}$ 2 are clamped to each other by diodes and must be run at the same voltage level.

 $V_P1$  and  $V_P2$  can be run separately as long as  $V_P \geq V_{CC}.$ 

# Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage

V <sub>cc</sub>	-0.3V to +6.5V
V <sub>P</sub>	-0.3V to +6.5V
Voltage on Any Pin	
with $GND = 0V (V_1)$	–0.3V to $V_{CC}$ +0.3V
Storage Temperature Range (T <sub>S</sub> )	-65°C to +150°C

# **Electrical Characteristics**

 $V_{CC}$  = 3.0V,  $V_{P}$  = 3.0V; -40°C < T<sub>A</sub> < 85°C, except as specified

Value Symbol Parameter Conditions Units Min Тур Max LMX2330A RF + IF  $V_{CC} = 2.7V$  to 5.5V  $\mathsf{I}_{\mathsf{CC}}$ Power 13 16.5 Supply LMX2330A RF Only 10 13 Current LMX2331A RF + IF 12 15.5 LMX2331A RF Only 9 12 mΑ LMX2332A IF + RF 8 10.5 LMX2332A RF Only 5 7 LMX233XA IF Only 3.5 3 Powerdown Current 25 μA 1 I<sub>CC-PWDN</sub>  $f_{IN} RF$ Operating LMX2330A 0.5 2.5 Frequency LMX2331A 02 20 GHz LMX2332A 0.1 1.2 f<sub>IN</sub> IF **Operating Frequency** LMX233XA 45 510 MHz fosc **Oscillator Frequency** 5 40 MHz Phase Detector Frequency 10 MHz Pf<sub>IN</sub> RF **RF Input Sensitivity**  $V_{CC} = 3.0V$ -15 dBm +4  $V_{\rm CC} = 5.0V$ -10 +4 dBm  $V_{\rm CC} = 2.7V$  to 5.5V Pf<sub>IN</sub> IF IF Input Sensitivity -10 +4 dBm Vosc Oscillator Sensitivity OSC<sub>in</sub> 0.5  $V_{PP}$ 0.8 V<sub>CC</sub> High-Level Input Voltage V  $V_{IH}$ \* 0.2 V<sub>CC</sub> V VIL Low-Level Input Voltage High-Level Input Current  $V_{IH} = V_{CC} = 5.5V^{*}$ -1.0 μA 1.0  $I_{\rm H}$ Low-Level Input Current  $V_{IL} = 0V, V_{CC} = 5.5V^*$ -1.0 1.0 μΑ  $V_{IH} = V_{CC} = \overline{5.5V}$ 100 Oscillator Input Current μΑ Oscillator Input Current  $V_{IL} = 0V, V_{CC} = 5.5V$ -100 μΑ  $V_{CC} - 0.4$ V<sub>OH</sub> High-Level Output Voltage  $I_{OH} = -500 \mu A$ V Vol  $I_{OL} = 500 \ \mu A$ Low-Level Output Voltage 0.4 V Data to Clock Set Up Time See Data Input Timing 50 ns t<sub>cs</sub> Data to Clock Hold Time See Data Input Timing 10 t<sub>CH</sub> ns Clock Pulse Width High See Data Input Timing 50 ns t<sub>CWH</sub> Clock Pulse Width Low t<sub>CWL</sub> See Data Input Timing 50 ns

\*Clock, Data and LE. Does not include fIN RF, fIN IF and OSCIN.

Load Enable Pulse Width

Clock to Load Enable Set Up Time

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Char-acteristics. The guaranteed specifications apply only for the test conditions listed.

See Data Input Timing

See Data Input Timing

50

50

ns

ns

Note 2: This device is a high performance RF integrated circuit with an ESD rating < 2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected workstations

fφ

 $|_{|L}$ 

 $I_{\rm H}$ 

 $I_{IL}$ 

t<sub>ES</sub>

t<sub>EW</sub>

Lead Temperature (solder 4 sec.) (T<sub>L</sub>)

Conditions

 $\rm V_{\rm CC}$ 

 $V_{P}$ 

Power Supply Voltage

Operating Temperature (T<sub>A</sub>)

**Recommended Operating** 

+260°C

2.7V to 5.5V  $V_{\rm CC}$  to +5.5V -40°C to +85°C

# Charge Pump Characteristics $V_{CC} = 3.0V, V_P = 3.0V; -40^{\circ}C < T_A < 85^{\circ}C,$ except as specified


Cumhal	Devementer	Conditions		Units		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
ID0-SOURCE	Charge Pump Output Current	$V_{D_0} = V_P/2$ , $I_{CP_0} = HIGH^{**}$		-4.5		mA
ID0-SINK		$V_{D_0} = V_P/2, I_{CP_0} = HIGH^{**}$		4.5		mA
ID0-SOURCE		$V_{D_0} = V_P/2, I_{CP_0} = LOW^{**}$		-1.125		mA
I <sub>Do-SINK</sub>		$V_{D_0} = V_P/2, I_{CP_0} = LOW^{**}$		1.125		mA
I <sub>D0</sub> -TRI	Charge Pump TRI-STATE Current	$0.5V \le V_{D_0} \le V_P - 0.5V$ -40°c < T <sub>A</sub> < 85°C	-2.5		2.5	nA
I <sub>D0-SINK</sub> VS I <sub>D0-SOURCE</sub>	CP Sink vs Source Mismatch (Note 4)	$V_{D_0} = V_P/2$ $T_A = 25^{\circ}C$		3	10	%
$I_{D_0}$ vs $V_{D_0}$	CP Current vs Voltage (Note 3)	$\begin{array}{l} 0.5 V \leq V_{D_o} \leq V_{P} - 0.5 V \\ T_A = 25^{\circ} C \end{array}$		10	15	%
$I_{D_0}$ vs $T_A$	CP Current vs Temperature (Note 5)	$V_{D_0} = V_P/2$ -40°C < T <sub>A</sub> < 85°C		10		%


\*\* See PROGRAMMABLE MODES for  ${\rm I}_{\rm CPo}$  description.


Note 3: See charge pump current specification definitions below.

Note 4: See charge pump current specification definitions below.


Note 5: See charge pump current specification definitions below.







8




# **Functional Description**

.


The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and the 15- and 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:

Contro	ol Bits	DATA Location
C1	C2	
0	0	IF R Counter
0	1	RF R Counter
1	0	IF N Counter
1	1	RF N Counter



#### PROGRAMMABLE REFERENCE DIVIDERS (IF AND RF R COUNTERS)

If the Control Bits are 00 or 01 (00 for IF and 01 for RF) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.



## 15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Divide	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Ratio	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Notes:

Divide ratios less than 3 are prohibited.


Divide ratio: 3 to 32767

R1 to R15: These bits select the divide ratio of the programmable reference divider. Data is shifted in MSB first.

# Functional Description (Continued)

#### PROGRAMMABLE DIVIDER (N COUNTER)

The N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for IF counter and 11 for RF counter) data is transferred from the 22-bit shift register into a 4-bit or 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below. For the IF N counter bits 5, 6, and 7 are don't care bits. The RF N counter does not have don't care bits



IF

Divide

Ratio

Α 0

1

.

15

Ν Ν Ν N Ν Ν Ν

7 6 5 4 3 2 1

Х Х Х 0 0 0 0

Х Х Х 0 0 0 1

. .

X = DON'T CARE condition

XX Х 1 1 1

• . . • .

#### 7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

RF

Divide Ratio A	N 7	N 6	N 5	N 4	N 3	N 2	N 1	
0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	1	
•	•	•	•	•	•	•	٠	
127 1 1 1 1 1 1 1								
Note: Divid B ≥ A	e rati	o: 0 t	o 12	7				

	Dimao	 ~	
A≤			

#### 11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Divide Ratio B	N 18	N 17	N 16	N 15	N 14	N 13	N 12	N 11	N 10	N 9	N 8
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	٠	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

 $B \ge A$ 

## PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$ 

 $f_{VCO}$ : Output frequency of external voltage controlled oscillator (VCO)

- Preset divide ratio of binary 11-bit programmable counter (3 to 2047) B٠
- A: Preset divide ratio of binary 7-bit swallow counter
  - $(0 \le A \le 127 \{RF\}, 0 \le A \le 15 \{IF\}, A \le B)$
- $f_{\text{OSC}}$ : Output frequency of the external reference frequency oscillator
- Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767) R:
- P: Preset modulus of dual modulus prescaler (for IF; P = 8 or 16;

for **RF** ; LMX2330A: P = 32 or 64 LMX2331A/32A: P = 64 or 128)

#### PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16-R20 including the phase detector polarity, charge pump TRI-STATE and the output of the FoLD pin. The prescaler and powerdown modes are selected with bits N19 and N20. The programmable modes are shown in Table 1. Truth table for the programmable modes and FoLD output are shown in Table 2 and Table 3

# Functional Description (Continued)

•

	TABLE 1. Programmable Modes											
C1	C2		R16		R17		R18	R19	R20			
0	0	De	IF Phase etector Polarity		IF I <sub>CPo</sub>	TR	IF D。 RI-STATE	IF LD	IF F <sub>o</sub>			
0	1		RF Phatester F		RF I <sub>CPo</sub>		RF D <sub>o</sub> RI-STATE	RF LD	$\operatorname{RFF}_{o}$			
		1	C1	C2	N19		N20					
			1	0	IF Presca	ler	Pwdn IF					

1 1 RF Prescaler Pwdn RF

#### TABLE 2. Mode Select Truth Table

		Phase Detector Polarity	D <sub>o</sub> TRI-STATE	I <sub>CPo</sub> (Note 6)	IF Prescaler	2330A RF Prescaler	2331A/32A RF Prescaler	Pwdn (Note 7)
C	)	Negative	Normal Operation	LOW	8/9	32/33	64/65	Pwrd Up
1	1	Positive	TRI-STATE	HIGH	16/17	64/65	128/129	Pwrd Dn

Note 6: The I<sub>CPo</sub> LOW current state = 1/4 x I<sub>CPo</sub> HIGH current.

Note 7: Activation of the IF PLL or RF PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f<sub>IN</sub> inputs (to a high impedance state). The powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program mode is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition. The R counter functionality does not become disabled until *both* IF and RF powerdown bits are activated. The MICROWIRE control register remains active and capable of loading and latching data during all of the powerdown modes.

#### TABLE 3. The F<sub>o</sub>LD (Pin 10) Output Truth Table

RF R[19] (RF LD)	IF R[19] (IF LD)	RF R[20] (RF F <sub>o</sub> )	IF R[20] (IF F <sub>o</sub> )	F <sub>o</sub> Output State		
0	0	0	0 Disabled (Note 8)			
0	1	0	0	IF Lock Detect (Note 9)		
1	0	0	0	RF Lock Detect (Note 9)		
1	1	0	0	RF/IF Lock Detect (Note 9)		
Х	0	0	1	IF Reference Divider Output		
Х	0	1	0	RF Reference Divider Output		
Х	1	0	1	IF Programmable Divider Output		
Х	1	1	0	RF Programmable Divider Output		
0	0	1	1	Fastlock (Note 10)		
0	1	1	1	For Internal Use Only		
1	0	1	1	For Internal Use Only		
1	1	1	1	Counter Reset (Note 11)		


X = don't care condition


Note 8: When the FoLD output is disabled, it is actively pulled to a low logic state.

Note 9: Lock detect output provided to indicate when the VCO frequency is in "lock." When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF/IF lock detect mode a locked condition is indicated when RF and IF are both locked.

Note 10: The Fastlock mode utilizes the F<sub>o</sub>LD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's lcpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).


Note 11: The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits then N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle.) If the Reset bits are activated the R counter is also forced to Reset, allowing smooth acquisition upon powering up.





# **Application Information**


A block diagram of the basic phase locked loop is shown in Figure 1.





#### LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in *Figure 2*. The open loop gain is the product of the phase comparator gain (K $\phi$ ), the VCO gain (K<sub>VCO</sub>/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in *Figure 3*, while the complex impedance of the filter is given in *Equation (2)*.



The 3rd order PLL Open Loop Gain can be calculated in terms of frequency,  $\omega$ , the filter time constants T1 and T2, and the design constants  $K_{\varphi},~K_{VCO},$  and N.


$$G(s) \bullet H(s)|_{s=j \bullet \omega} = \frac{-K_{\phi} \bullet K_{VCO} (1 + j\omega \bullet T2)}{\omega^2 C1 \bullet N(1 + j\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(5)

From *Equation (3)* we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in *Equation (6)*.

φ(ω) = tan<sup>-1</sup> (ω • T2) – tan<sup>-1</sup> (ω • T1) + 180° (6) A plot of the magnitude and phase of G(s)H(s) for a stable

loop, is shown in *Figure 4* with a solid trace. The parameter  $\phi_p$  shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.


If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase Equations (5), (6) will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of Equations (3), (4), (6) indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also ensure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2wp.  $K_{vco},\,K\phi,\,N,\,or$  the net product of these terms can be changed by a factor of 4, to counteract the w<sup>2</sup> term present in the denominator of Equations (3), (4). The Ko term was chosen to complete the transformation because it can readily be switch between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.




#### FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233xA PLL is shown in *Figure 5*. When a new frequency is loaded, and the RF  $lcp_o$  bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second iden-

tical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lop<sub>o</sub> bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.