

### GENERAL DESCRIPTION

The ME2N7002D is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.


### FEATURES

- Simple Drive Requirement
- Small Package Outline
- ROHS Compliant
- ESD Rating = 2000V HBM

### Mechanical data

- High density cell design for low  $R_{DS(ON)}$
- Voltage controlled small signal switching.
- Rugged and reliable.
- High saturation current capability.
- High-speed switching.
- Not thermal runaway.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.

### PIN CONFIGURATION



### Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$I_D$	300	mA
Pulsed Drain Current (Note 1)	$I_{DM}$	2000	mA
Maximum Power Dissipation	$P_D @ T_A=25^\circ\text{C}$	0.35	W
	$P_D @ T_A=75^\circ\text{C}$	0.21	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 ~ 150	°C
Junction-to-Ambient Thermal Resistance (PCB mounted) (Note 2)	$R_{\theta JA}$	357	°C/W

**N-Channel MOSFET – ESD Protected**
**Electrical Characteristics (TA = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0, I <sub>D</sub> =10uA	60	-	-	V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1.0	-	2.5	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =15V, I <sub>D</sub> =250mA	100	-	-	mS
I <sub>GSS</sub>	Gate Body Leakage	V <sub>GS</sub> = ±20V, V <sub>DS</sub> =0V	-	-	±10	uA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V	-	-	1	uA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =500mA	-	-	3	Ω
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =200mA	-	-	4	

**Dynamic**

Q <sub>g</sub>	Total Gate Charge	I <sub>D</sub> =200mA, V <sub>DS</sub> =15V V <sub>GS</sub> =4.5V	-	-	0.8	nC
T <sub>d(on)</sub>	Turn-on Time	V <sub>DD</sub> =30V, R <sub>L</sub> =150Ω, I <sub>D</sub> =200mA, V <sub>GEN</sub> =10V R <sub>G</sub> =10Ω	-	-	20	ns
T <sub>d(off)</sub>	Turn-off Time		-	-	40	
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V V <sub>DS</sub> =25V f=1.0MHz	-	-	35	pF
C <sub>oss</sub>	Output Capacitance		-	-	10	
C <sub>rss</sub>	Reverse Transfer Capacitance		-	-	5	







**Source-Drain Diode**

Symbol	Parameter	Limit	Min.	Typ.	Max.	Unit
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =200mA, V <sub>GS</sub> =0V	-	0.82	1.3	V




Notes :

1. Maximum DC current limited by the package
2. Surface mounted on FR4 board, t ≤ 5sec.

**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**



### SOT-23 Package Outline



DIM	MILLIMETERS	
	MIN	MAX
A	2.70	3.1
B	1.20	1.6
C	0.9	1.3
D	0.35	0.50
G	1.70	2.10
H	0.013	0.15
J	0.085	0.2
K	0.45	0.7
L	0.89	1.02
S	2.20	2.80
V	0.45	0.60

Body Marking Code

