

Field Effect Transistor Silicon P/N Channel MOS Type

### High Speed Switching Applications

### Analog Switch Applications


- Small package
- Low on-resistance    Q1:  $R_{on} = 4 \Omega$  (max) (@ $V_{GS} = 2.5$  V)  
Q2:  $R_{on} = 12 \Omega$  (max) (@ $V_{GS} = -2.5$  V)

### Q1 Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )

Characteristics	Symbol	Rating	Unit
Drain-Source voltage	$V_{DS}$	20	V
Gate-Source voltage	$V_{GSS}$	$\pm 10$	V
Drain current	DC	$I_D$	100
	Pulse	$I_{DP}$	200
			mA


### Q2 Absolute Maximum Ratings ( $T_a = 25^\circ\text{C}$ )

Characteristics	Symbol	Rating	Unit
Drain-Source voltage	$V_{DS}$	-20	V
Gate-Source voltage	$V_{GSS}$	$\pm 10$	V
Drain current	DC	$I_D$	-100
	Pulse	$I_{DP}$	-200
			mA




### Absolute Maximum Ratings (Q1, Q2 Common) ( $T_a = 25^\circ\text{C}$ )


Characteristics	Symbol	Rating	Unit
Drain power dissipation ( $T_a = 25^\circ\text{C}$ )	$P_D$ (Note 1)	150	mW
Channel temperature	$T_{ch}$	150	°C
Storage temperature range	$T_{stg}$	-55~150	°C



### Marking



### Equivalent Circuit (top view)




## Q1 Electrical Characteristics (Ta = 25°C)


Characteristic	Symbol	Test Condition	MIN.	TYP.	MAX.	UNIT	
Gate leakage current	I <sub>GSS</sub>	V <sub>GS</sub> = ±10 V, V <sub>DS</sub> = 0	—	—	±1	µA	
Drain-Source breakdown voltage	V <sub>(BR) DSS</sub>	I <sub>D</sub> = 0.1 mA, V <sub>GS</sub> = 0	20	—	—	V	
Drain cut-off current	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0	—	—	1	µA	
Gate threshold voltage	V <sub>th</sub>	V <sub>DS</sub> = 3 V, I <sub>D</sub> = 0.1 mA	0.6	—	1.1	V	
Forward transfer admittance	Y <sub>fs</sub>	V <sub>DS</sub> = 3 V, I <sub>D</sub> = 10 mA	40	—	—	mS	
Drain-Source on-resistance	R <sub>DS (ON)</sub>	I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 4 V	—	1.5	3.0	Ω	
		I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 2.5 V	—	2.2	4.0		
		I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 1.5 V	—	5.2	15		
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 3 V, V <sub>GS</sub> = 0, f = 1 MHz	—	9.3	—	pF	
Reverse transfer capacitance	C <sub>rss</sub>		—	4.5	—	pF	
Output capacitance	C <sub>oss</sub>		—	9.8	—	pF	
Switching time	Turn-on time	t <sub>on</sub>	V <sub>DD</sub> = 3 V, I <sub>D</sub> = 10 mA, V <sub>GS</sub> = 0~2.5 V	—	70	—	nS
	Turn-off time	t <sub>off</sub>		—	125	—	

## Switching Time Test Circuit

(a) Test circuit



(b) V<sub>IN</sub>




(c) V<sub>OUT</sub>

## Q2 Electrical Characteristics (Ta = 25°C)

Characteristic	Symbol	Test Condition	MIN.	TYP.	MAX.	UNIT	
Gate leakage current	I <sub>GSS</sub>	V <sub>GS</sub> = ±10 V, V <sub>DS</sub> = 0	—	—	±1	µA	
Drain-Source breakdown voltage	V <sub>(BR) DSS</sub>	I <sub>D</sub> = -0.1 mA, V <sub>GS</sub> = 0	-20	—	—	V	
Drain cut-off current	I <sub>DSS</sub>	V <sub>DS</sub> = -20 V, V <sub>GS</sub> = 0	—	—	-1	µA	
Gate threshold voltage	V <sub>th</sub>	V <sub>DS</sub> = -3 V, I <sub>D</sub> = -0.1 mA	-0.6	—	-1.1	V	
Forward transfer admittance	Y <sub>fs</sub>	V <sub>DS</sub> = -3 V, I <sub>D</sub> = -10 mA	25	—	—	mS	
Drain-Source on-resistance	R <sub>DS (ON)</sub>	I <sub>D</sub> = -10 mA, V <sub>GS</sub> = -4 V	—	6	8	Ω	
		I <sub>D</sub> = -10 mA, V <sub>GS</sub> = -2.5 V	—	8	12		
		I <sub>D</sub> = -1 mA, V <sub>GS</sub> = -1.5 V	—	18	45		
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -3 V, V <sub>GS</sub> = 0, f = 1 MHz	—	11	—	pF	
Reverse transfer capacitance	C <sub>rss</sub>		—	3.7	—	pF	
Output capacitance	C <sub>oss</sub>		—	10	—	pF	
Switching time	Turn-on time	t <sub>on</sub>	V <sub>DD</sub> = -3 V, I <sub>D</sub> = -10 mA, V <sub>GS</sub> = 0 ~ -2.5 V	—	130	—	ns
	Turn-off time	t <sub>off</sub>		—	190	—	


## Switching Time Test Circuit

(a) Test circuit




$V_{DD} = -3 \text{ V}$   
 Duty  $\leq 1\%$   
 $V_{IN}$ :  $t_r, t_f < 5 \text{ ns}$   
 $(Z_{out} = 50 \Omega)$   
 Common Source  
 $T_a = 25^\circ\text{C}$







(b)  $V_{IN}$







(c)  $V_{OUT}$









**Q1 (N-ch MOSFET)**







**Q1 (N-ch MOSFET)**



**Q2 (P-ch MOSFET)**



**Q2 (P-ch MOSFET)**



**Common Characteristics**

