|
|
|
|
|
|
|
SN74AUC2G34DRLR U9R 的参数 |
| 类型
Type |
非反相 Non-Inverting |
| 元件数
Number of Elements |
2 |
| 每元件位数
Number of Bits per Element |
1 |
| 电源电压
Voltage - Supply |
0.8 V ~ 2.7 V |
| 输出高电平，低电平电流
Current - Output High, Low |
9mA，9mA |
| Description & Applications |
This dual buffer gate is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation. This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,preventing damaging current backflow through the device when it is powered down. |
| 描述与应用 |
这种双重缓冲栅极运行在0.8-V到2.7-V的VCC，但是专门设计用于1.65-V到1.95-V VCC操作。 这个装置是完全指定部分断电应用程序使用IOFF。 IOFF电路禁止输出，防止损坏电流回流通过设备时，断电。 |
| 技术文档PDF下载 |
在线阅读  |
|
|
|
|
|
相关型号列表 |
| 型号 |
标记/丝印/代码 |
厂家 |
批号 |
封装 |
数量 |
描述 |
详细资料 |
| SN74AUC2G34DRLR |
U9R |
TEXAS |
05+NOPB |
SOT-563/SOT666 |
0 |
集成电路ICIntegrated Circuit（IC）-逻辑电路Logic circuit-缓存与线路驱动器Buffer/Line Driver |
查看 |
|
|
|
